	Application No.	Applicant(s)
Notice of Allowability	10/688,139	SCHIFF, TOD F.
	Examiner	Art Unit
	Y. J. Han	2838
The MAILING DATE of this communication appears on the cover sheet with the correspondence address All claims being allowable, PROSECUTION ON THE MERITS IS (OR REMAINS) CLOSED in this application. If not included herewith (or previously mailed), a Notice of Allowance (PTOL-85) or other appropriate communication will be mailed in due course. THIS NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGHTS. This application is subject to withdrawal from issue at the initiative of the Office or upon petition by the applicant. See 37 CFR 1.313 and MPEP 1308.		
1. This communication is responsive to <u>an IDS filed on 10/16/03</u> .		
2. The allowed claim(s) is/are 1-21.		
3. The drawings filed on 16 October 2003 are accepted by the Examiner.		
4.		
<ul> <li>Attachment(s)</li> <li>1. ☑ Notice of References Cited (PTO-892)</li> <li>2. ☐ Notice of Draftperson's Patent Drawing Review (PTO-948)</li> <li>3. ☑ Information Disclosure Statements (PTO-1449 or PTO/SB/0 Paper No./Mail Date 10/16/03)</li> <li>4. ☐ Examiner's Comment Regarding Requirement for Deposit of Biological Material</li> </ul>	6. ☐ Interview Summary Paper No./Mail Dat 8), 7. ☐ Examiner's Amendn	e

## **DETAILED ACTION**

## Allowable Subject Matter

- 1. Claims 1-21 are allowed.
- 2. The following is an examiner's statement of reasons for allowance:

Claim 1 recites, inter alia, a control circuit which provides said N control signals to said N phases during a switching cycle which has a period T and a frequency f1, said control signals phase-shifted by T/N with respect to each other such that said phases are synchronously switched in a prescribed sequence, said phases providing respective phase currents which are summed together, and at least one additional phase, each of said additional phases comprising a current generating circuit which provides a current I<sub>hp</sub> in response to a control signal, said current I<sub>hp</sub> having a switching frequency f2 which is equal to or greater than f1, said current I<sub>hp</sub> summed with said N phase currents to provide an output current Iout to a load connected to said output terminal, said current I<sub>hp</sub> providing energy which improves the converter's response to load changes.

Claim 9 recites, inter alia, a control circuit which provides said N control signals to said N phases during a switching cycle which has a period T and a frequency f1, said control signals phase-shifted by T/N with respect to each other such that said phases are synchronously switched in a prescribed sequence, said phases providing respective phase currents which are summed together; and at least one additional phase, each of said additional phases comprising: a logic gate which receives said N control signals at respective inputs and combines them into a single control signal which has a switching frequency equal to N\*f, a driver connected to receive said single control signal and to toggle an output when any of said N control signals are provided to

Application/Control Number: 10/688,139

Art Unit: 2838

their respective phases, an output inductor connected between said output terminal and a common node, and a switching circuit connected to said common node and arranged to conduct current to and from said output inductor in response to said driver output to provide a current I<sub>hp</sub> having a switching frequency equal to N\*f, said current I<sub>hp</sub> summed with said N phase current to provide an output current Iout to a load connected to said output terminal, said current I<sub>hp</sub> providing energy which improves the converter's response to load changes.

Claim 13 recites, inter alia, a control circuit which provides said N control signals to said N phases during a switching cycle which has a period T and a frequency f1, said control signals phase-shifted by T/N with respect to each other such that said phases are synchronously switched in a prescribed sequence, said phases providing respective phase currents which are summed together to provide an output current Iout to a load connected to said output terminal, the duty cycles of said N PWM control signals varying with said load, and at least one additional phase arranged to reduce Iout by a current I<sub>hp</sub> when the duty cycles of all of said control signals are approximately zero due to a load release, to reduce Vout overshoot that might otherwise occur in response to said load release.

Claim 19 recites, inter alia, a control circuit which provides said N control signals to said N phases during a switching cycle which has a period T and a frequency f1, said control signals phase-shifted by T/N with respect to each other such that said phases are synchronously switched in a prescribed sequence, said phases providing respective phase currents which are summed together to provide an output current lout to a load connected to said output terminal, the duty cycles of said N PWM control signals varying with said load, said control circuit further providing a clock signal Fclk which is pulsed at the start of each of said N control signals'

Art Unit: 2838

switching periods such that Fclk has a frequency N\*f, and at least one additional phase arranged to reduce Iout by a current Ihp when the duty cycles of all of said control signals are approximately zero due to a load release, to reduce Vout overshoot that might otherwise occur in response to said load release, each of said additional phases comprising: a logic gate which receives said N control signals and combines them into a single control signal Fpwm which has a switching frequency equal to N\*f when the duty cycles of said N control signals is non-zero, a reset-dominate flip-flop connected to receive said control signal Fpwm at its reset input and said clock signal Fclk at its set input such that said flip-flop's output is reset whenever a non-zero Fpwm control signal is received and is set whenever Fpwm is zero when Fclk is received, and an output current reduction circuit coupled to said flip-flop output and arranged to conduct said current Ihp when said flip-flop output is set.

The art of record does not disclose the above limitations, nor would it be obvious to modify the art of record so as to include either of the above limitations.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Y. J. Han whose telephone number is 571-272-2078. The examiner can normally be reached on Mon-Fri 5:30am-2:00pm.

Application/Control Number: 10/688,139

Art Unit: 2838

Page 5

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael Sherry can be reached on 571-272-2084. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

J Han

Primary Examiner
Art Unit 2838